&channel preamplifier-multiplicity discriminator chip for the Multiplicity Vertex Detector (MVD) at PHENIX, is a unique silicon preamplifier in that it provides both an analog output for storage in an analog memory and a weighted summed-current output for conversion to a channel multiplicity count. The architecture and test results of the chip are presented. Details about the design of the preamplifier, discriminator, and programmable digital-analog converters (DACs) performance as well as the process variations are presented. The chip is fabricated in a 1.2-pm, n-well, CMOS process.
I. INTRODUCTION
The requirements of low-power consumption, fabrication utilizing a multi-chip module (MCM) process, a channel count of approximately 34,000, and flexible data handling make the Multiplicity Vertex Detector (MVD) of the PHENIX detector at RHIC one of the most challenging of the PHENIX detector subsystems. Additional requirements, which include a minimum 20:l signal-to-noise ratio for a single Minimum Ionizing Particle (MIP) signal (which results in noise less than 2500 electrons rms) and discrimination of a 1/3 MIP event for the per-channel multiplicity discriminator, offer a yet greater set of problems. This paper presents the architecture and the measurements of the 32-channel preamplifier known as the TGV32. The chip is fabricated in 1.2-pm, nwell, CMOS and has a die size of 4.5 mm x 4.1 mm.
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II. ARCHI-IECTURE A block diagram of the full chip is shown in Fig
This includes five six-bit digital-analog converters (DACs) that control chip-wide functions such as preamplifier feedback resistor value, calibration voltage value, and discriminator threshold settings. A block diagram of two channels of the preamplifier is shown in Figure 2 .
This includes the preamplifier, discriminator, current-sum output bus, and individual channel adjustments such as the calibration, noisy-channel disable, and discriminator offset adjustment. Each function of each channel is individually programmable through the use of a serial data string. A serial string 190 bits long is required to fully program the preamplifier chip. The entire serial string can be read back for verification without affecting the programmed values. 
III. PREAMPLIFIER
The preamplifier [ 11, whose block diagram is presented in Fig. 3 , utilizes a PMOS cascode amplification stage for low l/f noise. Signal-to-noise optimization is accomplished by varying the value of preamplifier feedback resistor because ac-coupled detectors with polysilicon bias resistors are being used in the MVD. The feedback resistor is a long-channel PMOS device that is adjusted by another serially programmed DAC. The time constant adjustment range provided by the resistor is from infinity to 500 ns.
The test pulse is accomplished by switching the DAC side of a capacitor connected between the preamplifier input and a DAC to the preamplifier +5 V supply. The amplitude of the test pulse is proportional to the difference between the adjustable DAC voltage and the supply voltage and will produce outputs as great as 5 MIPS. In this design, the feedback capacitor is split into two parts, Cfl and Cf2, as shown in Figure 4 . Capacitor Cfl is connected from the input to the dominant node. The other capacitor Cf2 is connected from the input to a source follower output. The second stage voltage amplifier also has two input capacitors, one from each node. Proper sizing of the four capacitors allows the gain and compensation of the linear chain to be adjusted almost independently. 
IV. DISCRIMINATOR
The multiplicity discriminator [ 1, 21 is used to determine the presence of an event above threshold on each channel. The current-mode outputs of 256 discriminators (eight chips) are summed to produce a multiplicity output whose amplitude IS proportional to the number of fired discriminators. The design allows triggering at every beam crossing (105 ns) with no deadtime. The threshold for all 32 channels is set by a DAC-supplied voltage and the threshold range (the maximum and minimum values of the threshold) is set by another DAC. Because these two DACs control all 32 channels at once, channel-channel variations in input offset voltage are adjusted by a 2-bit fine adjustment which is serially programmed.
V. DACs
The basic DAC architecture [3] is shown in Figure 5 . A bias generator produces the bias voltages required by the DAC and all reference voltages and currents are derived using a single regulated voltage supply. The DAC circuit, composed of binary-weighted current sources, an offset current source, and a transimpedance output stage is shown in Figure 5 . The resultant transfer function for the DAC is where n is an integer number bounded by 0 < n < 2m-', for an m-bit DAC. The output range is configured by adjustment of Vmid, I,~:cer, and the full-scale value of Zhmnr). 
VI. PROGRAMMING
The discriminator outputs approximately 15 pA/channel when an event exceeds the threshold level. The current sum of eight preamplifier chips (256 channels) is fed into a CLC426 current-mode amplifier. The voltage output of the amplifier is then fed into a flash analog-digital converter. The output of a single channel is shown in Figure 9 . The top trace is the preamplifier output and the bottom is the output of the CLC 426. Only 32 channels are connected to the amplifier for this photo. The main feature of this pulse is that it is only a single beam crossing wide. This discriminator is active on every beam crossing.
The serial string is programmed using four lines. Data is presented to the chip at the SDIN (serial data in) port. The data is clocked in on each positive-going edge of the SCLK (serial clock). After the data has been completely shifted in, the DCLK (data clock) line is pulsed and the data is loaded into each functions register. If a non-destructive readback of the data is desired for verification, the READBACK-EN (readback enable) line is held high for one cycle of the SCLK to load the shifting string and the data is then shifted out using SCLK. The chips are designed to be daisy chained so that only one set of lines is used to program 256 channels (elght W. The output of each chip clocks the serial data out on the negative edge of the SCLK to ensure off-chip delays of the SCLK do not compromise the data and clock timing between chips.
VII. RESULTS

A. Preamplifier
Some of the basic performance parameters are listed in Table 1 . The charge gain vs. channel number is shown in Figure 6 . This was measured with approximately 15 pF input capacitance which was mostly due to wiring of the test board and charge terminator. The noise vs. channel number for a 13 pF input capacitance (wiring with no charge terminator) is presented in Figure 7 . This figure indicates some systematic increase in noise for increasing channel number but is not necessarily the same for other chips.
The channel-channel crosstalk was measured and found to consist almost entirely of coupling between wirebonds on the inputs. Without wirebonds present, the crosstalk was found to be less than 1 56. Testing with the actual detector cables will be performed at a later date to quantify the expected insiru crosstalk.
The test pulse output vs. input code is presented in Figure   8 . The goal was to achieve greater than 4 MIPS full scale with approximately 0.25 MIPhnput code step. 
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The discriminator was set up to have a nominal 30 mV threshold for an entire chip. The spread is plotted in Figure  10 and indicates more deviation than we had anticipated. The heavy dotted line indicates the raw offset with no per-channel correction. The light dotted line indicates the data after correction using the two-bit correction. Channels 24 and 31 appear to be bad channels. We expected a variation of approximately t10 mV but are seeing approximately two times that value. The measurements were made with the discriminator just firing in the noise as shown in Figure 1 1. The variations appear to be related to the process and possible slow preamplifier risetime due to the test fixture. The discriminator expects a preamplifier risetime of no greater than 60 ns. The test fixture design along with the calibrated charge terminator used for pulsing the chip gave a risetime of approximately 80 ns, longer than would be expected in actual practice. Some further testing will be performed on this aspect.
For a set of simulated events in the PHENIX detector, the two dimensional plots of Figure 12 show the multiplicity which would be detected with a perfect discriminator set at 0.25 MIP (ideal multiplicity) vs. the mean multiplicity which would be detected using discriminators with the performance described in this paper (simulated multiplicity). Thc slope of the fitted line gives the average efficiency of the discriminators which is less than one because the threshold for most channels are above the ideal value of 1/4 MIP. Nevertheless, the linear relationship between the two means that a trigger based on these discriminators should work in this range of multiplicity values. The range of multiplicity values goes up to the maximum values expected for Au+Au collisions at RHIC. The top plot summarizes the discriminator's performance in a trigger based on the MVD strip detectors in the inner barrel. The average efficiency is about 74%. The relationship between the ideal and simulated multiplicities is not perfectly linear. The small departure from linear behavior seen at high multiplicities is a result of double hits in the strips. When the multiplicity is very high, some strips have more than one particle hitting them. The resulting signal is therefore larger and the discriminators appear to be more efficient.
The bottom plot summarizes the discriminator's performance in a trigger based on the MVD pad detectors. The average efficiency is about 86%. This is higher than the efficiency seen for strip detectors due to the different geometry of the two types of detectors. The incident angle of most particles hitting the MVD pads is almost perpendicular to the surface. The observed signal is therefore the result of a particle passing through about 300 microns of Si --this is our definition of a "1 MIP" signal. Most particles which hit the MVD strips enter the Si close to parallel to the surface of the Si. The strip pitch is 200 microns. The observed signal in the strips is therefore the result of a particle passing through 200 microns of Si (about 2/3 of a MIP). The apparent discriminator efficiency is therefore higher for pads than for strips. The relationship between the ideal and simulated multiplicities is closer to linear for the pads than for strips. This is because the probability of a two particles hitting a single pad is less than the double-hit probability for strips --it is the double hits in the strips which causes the departure from linear behavior.
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VLII. CONCLUSIONS GI
We have presented measurements of the TGV32 preamplifier chip which will be used in the PHENIX MVD subsystem. The chip, a photograph of which is shown in Fig.  13 , has 32 channels of preamplifiers and multiplicity [41 discriminators. Circuitry for linear pulse testing, feedback resistor control, and discriminator threshold adjustment in addition to channel disable is included on chip. The performance is as desired with the exception of the channelchannel threshold variation of the discriminators. This was found to be approximately twice the desired value. Simulations of the effect of the variations on the detector trigger efficiency show that the present performance should be acceptable however. Techniques to expand the offset adjustment range are being considered.
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